62 lines
2.2 KiB
C
62 lines
2.2 KiB
C
/*
|
|
* Copyright 2012 Red Hat Inc.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* Authors: Ben Skeggs
|
|
*/
|
|
#include "nv04.h"
|
|
#include "channv04.h"
|
|
#include "regsnv04.h"
|
|
|
|
static const struct nv04_fifo_ramfc
|
|
nv10_fifo_ramfc[] = {
|
|
{ 32, 0, 0x00, 0, NV04_PFIFO_CACHE1_DMA_PUT },
|
|
{ 32, 0, 0x04, 0, NV04_PFIFO_CACHE1_DMA_GET },
|
|
{ 32, 0, 0x08, 0, NV10_PFIFO_CACHE1_REF_CNT },
|
|
{ 16, 0, 0x0c, 0, NV04_PFIFO_CACHE1_DMA_INSTANCE },
|
|
{ 16, 16, 0x0c, 0, NV04_PFIFO_CACHE1_DMA_DCOUNT },
|
|
{ 32, 0, 0x10, 0, NV04_PFIFO_CACHE1_DMA_STATE },
|
|
{ 32, 0, 0x14, 0, NV04_PFIFO_CACHE1_DMA_FETCH },
|
|
{ 32, 0, 0x18, 0, NV04_PFIFO_CACHE1_ENGINE },
|
|
{ 32, 0, 0x1c, 0, NV04_PFIFO_CACHE1_PULL1 },
|
|
{}
|
|
};
|
|
|
|
static const struct nvkm_fifo_func
|
|
nv10_fifo = {
|
|
.init = nv04_fifo_init,
|
|
.intr = nv04_fifo_intr,
|
|
.engine_id = nv04_fifo_engine_id,
|
|
.id_engine = nv04_fifo_id_engine,
|
|
.pause = nv04_fifo_pause,
|
|
.start = nv04_fifo_start,
|
|
.chan = {
|
|
&nv10_fifo_dma_oclass,
|
|
NULL
|
|
},
|
|
};
|
|
|
|
int
|
|
nv10_fifo_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,
|
|
struct nvkm_fifo **pfifo)
|
|
{
|
|
return nv04_fifo_new_(&nv10_fifo, device, type, inst, 32, nv10_fifo_ramfc, pfifo);
|
|
}
|