156 lines
4.4 KiB
YAML
156 lines
4.4 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/pinctrl/renesas,rzg2l-pinctrl.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Renesas RZ/G2L combined Pin and GPIO controller
|
|
|
|
maintainers:
|
|
- Geert Uytterhoeven <geert+renesas@glider.be>
|
|
- Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
|
|
|
|
description:
|
|
The Renesas SoCs of the RZ/G2L series feature a combined Pin and GPIO
|
|
controller.
|
|
Pin multiplexing and GPIO configuration is performed on a per-pin basis.
|
|
Each port features up to 8 pins, each of them configurable for GPIO function
|
|
(port mode) or in alternate function mode.
|
|
Up to 8 different alternate function modes exist for each single pin.
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- renesas,r9a07g044-pinctrl # RZ/G2{L,LC}
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
gpio-controller: true
|
|
|
|
'#gpio-cells':
|
|
const: 2
|
|
description:
|
|
The first cell contains the global GPIO port index, constructed using the
|
|
RZG2L_GPIO() helper macro in <dt-bindings/pinctrl/rzg2l-pinctrl.h> and the
|
|
second cell represents consumer flag as mentioned in ../gpio/gpio.txt
|
|
E.g. "RZG2L_GPIO(39, 1)" for P39_1.
|
|
|
|
gpio-ranges:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
power-domains:
|
|
maxItems: 1
|
|
|
|
resets:
|
|
items:
|
|
- description: GPIO_RSTN signal
|
|
- description: GPIO_PORT_RESETN signal
|
|
- description: GPIO_SPARE_RESETN signal
|
|
|
|
additionalProperties:
|
|
anyOf:
|
|
- type: object
|
|
allOf:
|
|
- $ref: pincfg-node.yaml#
|
|
- $ref: pinmux-node.yaml#
|
|
|
|
description:
|
|
Pin controller client devices use pin configuration subnodes (children
|
|
and grandchildren) for desired pin configuration.
|
|
Client device subnodes use below standard properties.
|
|
|
|
properties:
|
|
phandle: true
|
|
pinmux:
|
|
description:
|
|
Values are constructed from GPIO port number, pin number, and
|
|
alternate function configuration number using the RZG2L_PORT_PINMUX()
|
|
helper macro in <dt-bindings/pinctrl/rzg2l-pinctrl.h>.
|
|
pins: true
|
|
drive-strength:
|
|
enum: [ 2, 4, 8, 12 ]
|
|
power-source:
|
|
enum: [ 1800, 2500, 3300 ]
|
|
slew-rate: true
|
|
gpio-hog: true
|
|
gpios: true
|
|
input-enable: true
|
|
output-high: true
|
|
output-low: true
|
|
line-name: true
|
|
|
|
- type: object
|
|
properties:
|
|
phandle: true
|
|
|
|
additionalProperties:
|
|
$ref: "#/additionalProperties/anyOf/0"
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- gpio-controller
|
|
- '#gpio-cells'
|
|
- gpio-ranges
|
|
- clocks
|
|
- power-domains
|
|
- resets
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>
|
|
#include <dt-bindings/clock/r9a07g044-cpg.h>
|
|
|
|
pinctrl: pinctrl@11030000 {
|
|
compatible = "renesas,r9a07g044-pinctrl";
|
|
reg = <0x11030000 0x10000>;
|
|
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
gpio-ranges = <&pinctrl 0 0 392>;
|
|
clocks = <&cpg CPG_MOD R9A07G044_GPIO_HCLK>;
|
|
resets = <&cpg R9A07G044_GPIO_RSTN>,
|
|
<&cpg R9A07G044_GPIO_PORT_RESETN>,
|
|
<&cpg R9A07G044_GPIO_SPARE_RESETN>;
|
|
power-domains = <&cpg>;
|
|
|
|
scif0_pins: serial0 {
|
|
pinmux = <RZG2L_PORT_PINMUX(38, 0, 1)>, /* Tx */
|
|
<RZG2L_PORT_PINMUX(38, 1, 1)>; /* Rx */
|
|
};
|
|
|
|
i2c1_pins: i2c1 {
|
|
pins = "RIIC1_SDA", "RIIC1_SCL";
|
|
input-enable;
|
|
};
|
|
|
|
sd1-pwr-en-hog {
|
|
gpio-hog;
|
|
gpios = <RZG2L_GPIO(39, 2) 0>;
|
|
output-high;
|
|
line-name = "sd1_pwr_en";
|
|
};
|
|
|
|
sdhi1_pins: sd1 {
|
|
sd1_mux {
|
|
pinmux = <RZG2L_PORT_PINMUX(19, 0, 1)>, /* CD */
|
|
<RZG2L_PORT_PINMUX(19, 1, 1)>; /* WP */
|
|
power-source = <3300>;
|
|
};
|
|
|
|
sd1_data {
|
|
pins = "SD1_DATA0", "SD1_DATA1", "SD1_DATA2", "SD1_DATA3";
|
|
power-source = <3300>;
|
|
};
|
|
|
|
sd1_ctrl {
|
|
pins = "SD1_CLK", "SD1_CMD";
|
|
power-source = <3300>;
|
|
};
|
|
};
|
|
};
|