104 lines
2.8 KiB
C
104 lines
2.8 KiB
C
|
/*
|
||
|
|
* Copyright 2020 Advanced Micro Devices, Inc.
|
||
|
|
*
|
||
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
||
|
|
* copy of this software and associated documentation files (the "Software"),
|
||
|
|
* to deal in the Software without restriction, including without limitation
|
||
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
||
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
||
|
|
* Software is furnished to do so, subject to the following conditions:
|
||
|
|
*
|
||
|
|
* The above copyright notice and this permission notice shall be included in
|
||
|
|
* all copies or substantial portions of the Software.
|
||
|
|
*
|
||
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
||
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
||
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
||
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
||
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
||
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
||
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
||
|
|
*
|
||
|
|
* Authors: AMD
|
||
|
|
*
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include "reg_helper.h"
|
||
|
|
#include "core_types.h"
|
||
|
|
#include "dcn30_dccg.h"
|
||
|
|
|
||
|
|
#define TO_DCN_DCCG(dccg)\
|
||
|
|
container_of(dccg, struct dcn_dccg, base)
|
||
|
|
|
||
|
|
#define REG(reg) \
|
||
|
|
(dccg_dcn->regs->reg)
|
||
|
|
|
||
|
|
#undef FN
|
||
|
|
#define FN(reg_name, field_name) \
|
||
|
|
dccg_dcn->dccg_shift->field_name, dccg_dcn->dccg_mask->field_name
|
||
|
|
|
||
|
|
#define CTX \
|
||
|
|
dccg_dcn->base.ctx
|
||
|
|
#define DC_LOGGER \
|
||
|
|
dccg->ctx->logger
|
||
|
|
|
||
|
|
|
||
|
|
static const struct dccg_funcs dccg3_funcs = {
|
||
|
|
.update_dpp_dto = dccg2_update_dpp_dto,
|
||
|
|
.get_dccg_ref_freq = dccg2_get_dccg_ref_freq,
|
||
|
|
.set_fifo_errdet_ovr_en = dccg2_set_fifo_errdet_ovr_en,
|
||
|
|
.otg_add_pixel = dccg2_otg_add_pixel,
|
||
|
|
.otg_drop_pixel = dccg2_otg_drop_pixel,
|
||
|
|
.dccg_init = dccg2_init
|
||
|
|
};
|
||
|
|
|
||
|
|
struct dccg *dccg3_create(
|
||
|
|
struct dc_context *ctx,
|
||
|
|
const struct dccg_registers *regs,
|
||
|
|
const struct dccg_shift *dccg_shift,
|
||
|
|
const struct dccg_mask *dccg_mask)
|
||
|
|
{
|
||
|
|
struct dcn_dccg *dccg_dcn = kzalloc(sizeof(*dccg_dcn), GFP_KERNEL);
|
||
|
|
struct dccg *base;
|
||
|
|
|
||
|
|
if (dccg_dcn == NULL) {
|
||
|
|
BREAK_TO_DEBUGGER();
|
||
|
|
return NULL;
|
||
|
|
}
|
||
|
|
|
||
|
|
base = &dccg_dcn->base;
|
||
|
|
base->ctx = ctx;
|
||
|
|
base->funcs = &dccg3_funcs;
|
||
|
|
|
||
|
|
dccg_dcn->regs = regs;
|
||
|
|
dccg_dcn->dccg_shift = dccg_shift;
|
||
|
|
dccg_dcn->dccg_mask = dccg_mask;
|
||
|
|
|
||
|
|
return &dccg_dcn->base;
|
||
|
|
}
|
||
|
|
|
||
|
|
struct dccg *dccg30_create(
|
||
|
|
struct dc_context *ctx,
|
||
|
|
const struct dccg_registers *regs,
|
||
|
|
const struct dccg_shift *dccg_shift,
|
||
|
|
const struct dccg_mask *dccg_mask)
|
||
|
|
{
|
||
|
|
struct dcn_dccg *dccg_dcn = kzalloc(sizeof(*dccg_dcn), GFP_KERNEL);
|
||
|
|
struct dccg *base;
|
||
|
|
|
||
|
|
if (dccg_dcn == NULL) {
|
||
|
|
BREAK_TO_DEBUGGER();
|
||
|
|
return NULL;
|
||
|
|
}
|
||
|
|
|
||
|
|
base = &dccg_dcn->base;
|
||
|
|
base->ctx = ctx;
|
||
|
|
base->funcs = &dccg3_funcs;
|
||
|
|
|
||
|
|
dccg_dcn->regs = regs;
|
||
|
|
dccg_dcn->dccg_shift = dccg_shift;
|
||
|
|
dccg_dcn->dccg_mask = dccg_mask;
|
||
|
|
|
||
|
|
return &dccg_dcn->base;
|
||
|
|
}
|