52 lines
1.5 KiB
C
52 lines
1.5 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
||
|
/*
|
||
|
* (C) Copyright 2009 Intel Corporation
|
||
|
* Author: Jacob Pan (jacob.jun.pan@intel.com)
|
||
|
*
|
||
|
* Shared with ARM platforms, Jamie Iles, Picochip 2011
|
||
|
*
|
||
|
* Support for the Synopsys DesignWare APB Timers.
|
||
|
*/
|
||
|
#ifndef __DW_APB_TIMER_H__
|
||
|
#define __DW_APB_TIMER_H__
|
||
|
|
||
|
#include <linux/clockchips.h>
|
||
|
#include <linux/clocksource.h>
|
||
|
#include <linux/interrupt.h>
|
||
|
|
||
|
#define APBTMRS_REG_SIZE 0x14
|
||
|
|
||
|
struct dw_apb_timer {
|
||
|
void __iomem *base;
|
||
|
unsigned long freq;
|
||
|
int irq;
|
||
|
};
|
||
|
|
||
|
struct dw_apb_clock_event_device {
|
||
|
struct clock_event_device ced;
|
||
|
struct dw_apb_timer timer;
|
||
|
void (*eoi)(struct dw_apb_timer *);
|
||
|
};
|
||
|
|
||
|
struct dw_apb_clocksource {
|
||
|
struct dw_apb_timer timer;
|
||
|
struct clocksource cs;
|
||
|
};
|
||
|
|
||
|
void dw_apb_clockevent_register(struct dw_apb_clock_event_device *dw_ced);
|
||
|
void dw_apb_clockevent_pause(struct dw_apb_clock_event_device *dw_ced);
|
||
|
void dw_apb_clockevent_resume(struct dw_apb_clock_event_device *dw_ced);
|
||
|
void dw_apb_clockevent_stop(struct dw_apb_clock_event_device *dw_ced);
|
||
|
|
||
|
struct dw_apb_clock_event_device *
|
||
|
dw_apb_clockevent_init(int cpu, const char *name, unsigned rating,
|
||
|
void __iomem *base, int irq, unsigned long freq);
|
||
|
struct dw_apb_clocksource *
|
||
|
dw_apb_clocksource_init(unsigned rating, const char *name, void __iomem *base,
|
||
|
unsigned long freq);
|
||
|
void dw_apb_clocksource_register(struct dw_apb_clocksource *dw_cs);
|
||
|
void dw_apb_clocksource_start(struct dw_apb_clocksource *dw_cs);
|
||
|
u64 dw_apb_clocksource_read(struct dw_apb_clocksource *dw_cs);
|
||
|
|
||
|
#endif /* __DW_APB_TIMER_H__ */
|