86 lines
2.2 KiB
C
86 lines
2.2 KiB
C
|
/* SPDX-License-Identifier: MIT */
|
||
|
|
/*
|
||
|
|
* Copyright © 2019 Intel Corporation
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __INTEL_DE_H__
|
||
|
|
#define __INTEL_DE_H__
|
||
|
|
|
||
|
|
#include "i915_drv.h"
|
||
|
|
#include "i915_reg.h"
|
||
|
|
#include "i915_trace.h"
|
||
|
|
#include "intel_uncore.h"
|
||
|
|
|
||
|
|
static inline u32
|
||
|
|
intel_de_read(struct drm_i915_private *i915, i915_reg_t reg)
|
||
|
|
{
|
||
|
|
return intel_uncore_read(&i915->uncore, reg);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline void
|
||
|
|
intel_de_posting_read(struct drm_i915_private *i915, i915_reg_t reg)
|
||
|
|
{
|
||
|
|
intel_uncore_posting_read(&i915->uncore, reg);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline void
|
||
|
|
intel_de_write(struct drm_i915_private *i915, i915_reg_t reg, u32 val)
|
||
|
|
{
|
||
|
|
intel_uncore_write(&i915->uncore, reg, val);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline void
|
||
|
|
intel_de_rmw(struct drm_i915_private *i915, i915_reg_t reg, u32 clear, u32 set)
|
||
|
|
{
|
||
|
|
intel_uncore_rmw(&i915->uncore, reg, clear, set);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline int
|
||
|
|
intel_de_wait_for_register(struct drm_i915_private *i915, i915_reg_t reg,
|
||
|
|
u32 mask, u32 value, unsigned int timeout)
|
||
|
|
{
|
||
|
|
return intel_wait_for_register(&i915->uncore, reg, mask, value, timeout);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline int
|
||
|
|
intel_de_wait_for_set(struct drm_i915_private *i915, i915_reg_t reg,
|
||
|
|
u32 mask, unsigned int timeout)
|
||
|
|
{
|
||
|
|
return intel_de_wait_for_register(i915, reg, mask, mask, timeout);
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline int
|
||
|
|
intel_de_wait_for_clear(struct drm_i915_private *i915, i915_reg_t reg,
|
||
|
|
u32 mask, unsigned int timeout)
|
||
|
|
{
|
||
|
|
return intel_de_wait_for_register(i915, reg, mask, 0, timeout);
|
||
|
|
}
|
||
|
|
|
||
|
|
/*
|
||
|
|
* Unlocked mmio-accessors, think carefully before using these.
|
||
|
|
*
|
||
|
|
* Certain architectures will die if the same cacheline is concurrently accessed
|
||
|
|
* by different clients (e.g. on Ivybridge). Access to registers should
|
||
|
|
* therefore generally be serialised, by either the dev_priv->uncore.lock or
|
||
|
|
* a more localised lock guarding all access to that bank of registers.
|
||
|
|
*/
|
||
|
|
static inline u32
|
||
|
|
intel_de_read_fw(struct drm_i915_private *i915, i915_reg_t reg)
|
||
|
|
{
|
||
|
|
u32 val;
|
||
|
|
|
||
|
|
val = intel_uncore_read_fw(&i915->uncore, reg);
|
||
|
|
trace_i915_reg_rw(false, reg, val, sizeof(val), true);
|
||
|
|
|
||
|
|
return val;
|
||
|
|
}
|
||
|
|
|
||
|
|
static inline void
|
||
|
|
intel_de_write_fw(struct drm_i915_private *i915, i915_reg_t reg, u32 val)
|
||
|
|
{
|
||
|
|
trace_i915_reg_rw(true, reg, val, sizeof(val), true);
|
||
|
|
intel_uncore_write_fw(&i915->uncore, reg, val);
|
||
|
|
}
|
||
|
|
|
||
|
|
#endif /* __INTEL_DE_H__ */
|